

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H05K 1/14		A1	(11) International Publication Number: WO 96/31101
			(43) International Publication Date: 3 October 1996 (03.10.96)
(21) International Application Number: PCT/US96/01995			(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AZ, BY, KG, KZ, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 15 February 1996 (15.02.96)			
(30) Priority Data: 08/412,159 28 March 1995 (28.03.95) US			
(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).			
(72) Inventors: KUHN, Harry, A.; 9068 North 28th Street, Phoenix, AZ 85028 (US). MALLIK, Debendra; 603 West Stratford Drive, Chandler, AZ 85224 (US). SETH, Ashok; 5620 West Park Avenue, Chandler, AZ 85226 (US).			
(74) Agents: YORKS, Ben, J. et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025-1026 (US).			Published With international search report.

(54) Title: A METHOD TO PREVENT INTRUSIONS INTO ELECTRONIC CIRCUITRY

(57) Abstract

An integrated circuit package which has a flexible circuit (12) that covers an integrated circuit (14). The flexible circuit (12) contains a conductive line (18) which prevents a probe (16) from accessing the integrated circuit (14). The conductive line (18) of the flexible circuit can be attached to the power lines, synchronization line, memory erase line, or any other line that will disable, erase or otherwise prevent access to the integrated circuit (14) if the flexible circuit conductive line is broken. The integrated circuit (14) can be mounted to a printed circuit board (15). The printed circuit board, integrated circuit and flexible circuit can all be enclosed within a package.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LJ	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

-1-

A METHOD TO PREVENT INTRUSIONS INTO ELECTRONIC CIRCUITRY BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

The present invention relates to an integrated circuit package which prevents the interrogation of an integrated circuit.

2. DESCRIPTION OF RELATED ART

Integrated circuits are typically housed within a plastic or ceramic package that is soldered to a printed circuit board. The integrated circuit may contain information such as microcode that is proprietary to the producer of the chip. The downloading of such information can be valuable to a competitor that may want to duplicate the circuit. Additionally, the integrated circuit may contain information proprietary to the end user, such as credit and banking information.

The information on a integrated circuit can be accessed by exposing the circuit die to a probe(s). The die can be exposed to the probe by simply removing the package lid or etching away the package material. It would be desirable to provide an integrated circuit package that would prevent the interrogation of an integrated circuit by an external probe.

SUMMARY OF THE INVENTION

The present invention is an integrated circuit package which has a flexible circuit that covers an integrated circuit. The flexible circuit contains a conductive line, which prevents a probe from accessing the integrated circuit. The conductive line of the flexible circuit can be attached to the power lines, synchronization line, memory erase line, or any other line that will disable, erase or otherwise prevent access to the integrated circuit if the flexible circuit conductive line is broken.

BRIEF DESCRIPTION OF THE DRAWINGS

The objects and advantages of the present invention will become more readily apparent to those ordinarily skilled in the art after reviewing the following detailed description and accompanying drawings, wherein:

Figure 1 is a perspective view of an integrated circuit assembly of the present invention;

Figure 2 is an exploded view of the integrated circuit package;

Figure 3 is an enlarged view of a flexible circuit that is wrapped around an integrated circuit;

Figure 4 is a perspective view of an integrated circuit and flexible circuit attached to a printed circuit board;

Figure 5 is a cross-sectional view showing the integrated circuit, flexible circuit and printed circuit board within a package;

Figure 6 is a schematic of a flexible circuit line that functions as a fuse for an integrated circuit;

Figures 7a-c are schematics showing the flexible circuit line connected to a sync line, a memory erase line and a sensing line of an integrated circuit.

DETAILED DESCRIPTION OF THE INVENTION

Referring to the drawings more particularly by reference numbers, Figures 1 and 2 show an integrated circuit assembly 10 of the present invention. The assembly 10 includes a flexible circuit 12 that is wrapped around an integrated circuit die 14 that is mounted to a substrate 15. The substrate 15 may have a plurality of contacts (not shown) that allow the substrate 15 and integrated circuit 14 to be connected to an external device. The integrated circuit 14 typically has a plurality of terminals and bonding pads located throughout the circuit. The signals and corresponding information within the integrated circuit 14 can be sensed and downloaded by an external probe 16 that is placed into contact with the pads. The flexible circuit 12 prevents the probe 16 from coming into

-3-

contact with the terminals, thereby precluding access to the information within the integrated circuit 14. The integrated circuit 14 may be covered with an encapsulant (not shown) located between the outer surface of the circuit 14 and the undersurface of the flexible circuit 12. The encapsulant may further protect the surface of the circuit 14.

The flexible circuit 12 can be constructed to have a conductive line 18 routed throughout the circuit 12. The conductive line 18 can be an etched trace that is attached to an outer layer of dielectric polyimide material. The conductive line 18 can be routed in a serpentine manner to form a continuous single trace across the flexible circuit 12. The conductive trace 18 may be spaced so that any attempt to place a probe onto the integrated circuit 14 will result in the probe making electrical contact with the conductive trace, thereby shielding access to the terminals and pads of the circuit 14.

As shown in Figure 3, to increase the spacing of the conductive traces 18 and decrease the cost of producing the flexible circuit 12, the flexible circuit 12 may have two layers wherein the conductive traces 18 of the first layer are located within the spaces between the conductive traces 18 of the second layer. The flexible circuit 12 may be bonded to the integrated circuit 14 with an adhesive that stronger than the material of the flexible circuit 12, or the integrated circuit 14, so that any attempt to unwrap the flexible circuit 12 from the die 14 will result in the destruction of the integrated circuit 14, or the separation of the polyimide and the conductive trace 18 so that the conductive trace 18 remains attached to the die 14.

As shown in Figure 4, one or more integrated circuits 12 can be mounted to a printed circuit board 20. The printed circuit board 20 may contain wire routing to interconnect the integrated circuits 14. The flexible circuit 12 can be wrapped around the integrated circuits 14 to protect the same. Additionally, the flexible circuit 12 can also be wrapped around the printed circuit board 20 to prevent access to the routing of the board 20. As an alternate embodiment, a portion of the flexible circuit 12 may be reinforced with a rigid substrate and mounted

-4-

to the integrated circuits 14. The flexible circuit 12 may have additional conductive traces to provide routing between the integrated circuits 14.

As shown in Figure 5, the integrated circuits 14, flexible circuit 12 and printed circuit board 20 may be enclosed within a package 22. The package 22 may be formed by a plastic injection molding process. The integrated circuit 14 may be connected to external package leads (not shown) by vias, a lead frame, or other package interconnect known in the art. The flexible circuit 12 prevents access to the integrated circuits even if the circuits are removed from, or exposed within, the package.

Figure 6 shows the conductive line 18 of the flexible circuit 12 connected to a pair of power pins of the integrated circuit 14. The conductive line 18 can function as a fuse, so that if the line is opened, power cannot be provided to the integrated circuit 14. Therefore if an intruder attempts to access the die 14 by cutting through the flexible circuit 12, the severing of the conductive line 18 will create an open circuit that will prevent operation of the integrated circuit 14.

As shown in Figure 7, the conductive line 18 may also be connected to other pins of the integrated circuit 14 that will render the integrated circuit inoperable or inaccessible if the conductive line 18 is broken. For example, the conductive line 10 of the flexible circuit 12 may provide the synchronization (sync) clock signal to the integrated circuit. The clock synchronization signal may be an unknown value, so that when the conductive line is broken, an intruder may not provide a valid sync signal to the integrated circuit to operate the same. If the integrated circuit is a memory device, the conductive line 18 can be connected to the erase pin, so that an open line 18 will erase the contents of the memory device. As another alternative, the conductive line 18 may be connected to a sensing circuit which senses when the line 18 is broken or is being probed and disables the integrated circuit 14, accordingly. The flexible circuit 12 therefore prevents access to the integrated circuit die and/or the information contained within the integrated circuit.

While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such

-5-

embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art.

-6-

What is claimed is:

1. An integrated circuit assembly which prevents an interrogation of an integrated circuit within the package, comprising:
an integrated circuit; and,
a flexible circuit that covers and prevents a probe from accessing said integrated circuit.
2. The assembly as recited in claim 1, wherein said conductive line of said flexible circuit is electrically connected to said integrated circuit and provides power to said integrated circuit.
3. The assembly as recited in claim 1, wherein said conductive line of said flexible circuit is connected to a clock synchronization pin of said integrated circuit.
4. The assembly as recited in claim 1, wherein said conductive line of said flexible circuit is connected to an memory erase pin of said integrated circuit.
5. The assembly as recited in claim 1, wherein said conductive line of said flexible circuit is connected to a sensing circuit of said integrated circuit which disables said integrated circuit when said conductive line is opened.
6. The assembly as recited in claim 1, further comprising a printed circuit board that is attached to said integrated circuit.
7. The assembly as recited in claim 1, further comprising a package that encloses said integrated circuit and said flexible circuit.
8. The assembly as recited in claim 1, wherein said conductive line is routed in a serpentine configuration.

-7-

9. The assembly as recited in claim 1, wherein said flexible circuit has conductive line portions separated by a non-conductive space within a first layer of said flexible circuit, and a conductive line portion located within a second layer of said flexible circuit in-line with said non-conductive space of said first layer.

10. An integrated circuit package, comprising:
a printed circuit board;
a integrated circuit that is mounted to said printed circuit board;
a flexible circuit that covers and prevents a probe from accessing said integrated circuit; and,
a package that encloses said printed circuit board, said integrated circuit and said flexible circuit.

11. The package as recited in claim 10, further comprising a lead frame connected to said integrated circuit.

12. The package as recited in claim 10, wherein said conductive line of said flexible circuit is electrically connected to said integrated circuit and provides power to said integrated circuit.

13. The package as recited in claim 10, wherein said conductive line of said flexible circuit is connected to a clock synchronization pin of said integrated circuit.

14. The package as recited in claim 10, wherein said conductive line of said flexible circuit is connected to an memory erase pin of said integrated circuit.

15. The package as recited in claim 10, wherein said conductive line of said flexible circuit is connected to a sensing circuit of said integrated circuit which disables said integrated circuit when said conductive line is opened.

-8-

16. The package as recited in claim 10, wherein said conductive line is routed in a serpentine configuration.

17. The package as recited in claim 10, wherein said flexible circuit has conductive line portions separated by a non-conductive space within a first layer of said flexible circuit, and a conductive line portion located within a second layer of said flexible circuit in-line with said non-conductive space of said first layer.

18. A method for preventing the interrogation of an integrated circuit, comprising the steps of:

a) covering an integrated circuit with a flexible circuit so that said flexible circuit prevents a probe from coming into contact with said integrated circuit.

19. The method as recited in claim 18, further comprising the step of disabling the integrated circuit if a conductive line of the flexible circuit is broken.

20. The method as recited in claim 18, wherein the integrated circuit is a memory device and the memory device is erased if a conductive trace of the flexible circuit is broken.

1 / 2




FIG. 1




FIG. 2




FIG. 3




FIG. 4

SUBSTITUTE SHEET (RULE 26)

2 / 2




FIG. 5




FIG. 6




FIG. 7a




FIG. 7b




FIG. 7c

SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

 International application No.
 PCT/US96/01995

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) : H05K 1/14

US CL : 174/52.1

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 174/52.1, 52.2, 52.3, 52.4; 257/787; 361/683, 749, 750, 751, 816; 29/828, 829, 830, 831, 832, 855

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

APS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X,E ----- Y,E	US, A, 5,499,161 (HOSSEINZADEH ET AL) 12 MARCH 1996, figures 3 & 6	1, 2, 8 ----- 6, 7, 10, 12, 16
Y	US, A, 5,336,931 (JUSKEY ET AL) 09 AUGUST 1994, figure 2	6, 7, 10, 12, 16
A	US, A, 5,386,342 (ROSTOKER) 31 JANUARY 1995, abstract.	1-20
A,P	US, A, 5,478,006 (TAGUCHI) 26 DECEMBER 1995, abstract.	11, 12
A,P	US, A, 5,491,612 (NICEWARNER, JR.) 13 FEBRUARY 1996, abstract.	1-20.

☒ Further documents are listed in the continuation of Box C.
 ☐ See patent family annex.

* Special categories of cited documents:	T	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" Document defining the general state of the art which is not considered to be of particular relevance		
"E" earlier document published on or after the international filing date	X	document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	Y	document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" Document referring to an oral disclosure, use, exhibition or other means		
"P" Document published prior to the international filing date but later than the priority date claimed	&	document member of the same patent family

Date of the actual completion of the international search

05 JUNE 1996

Date of mailing of the international search report

21 JUN 1996

 Name and mailing address of the ISA/US
 Commissioner of Patents and Trademarks
 Box PCT
 Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

PARAMITA GHOSH

Telephone No. (703) 308-1782

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/01995

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A.P	US, A, 5,444,387 (VAN LOAN ET AL) 22 AUGUST 1995. abstract.	1-20
<p>DOCKET NO: <u>1999P 1778</u></p> <p>SERIAL NO: _____</p> <p>APPLICANT: <u>Andreas Kux et al.</u></p> <p>LERNER AND GREENBERG P.A. P.O. BOX 2480 HOLLYWOOD, FLORIDA 33022 TEL. (954) 925-1100</p>		

Form PCT/ISA/210 (continuation of second sheet)(July 1992)*